View HM62256B_1070260.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HM62256B series 256k sram (32-kword 8-bit) ade-203-135f (z) rev. 6.0 nov. 13, 1997 description the hitachi HM62256B series is a cmos static ram organized 32,768-word 8-bit. it realizes higher performance and low power consumption by employing 0.8 m m hi-cmos process technology. the device, packaged in 8 14 mm tsop, 8 13.4 mm tsop with thickness of 1.2 mm, 450 mil sop (foot print pitch width), 600 mil plastic dip, or 300 mil plastic dip, is available for high density mounting. it offers low power standby power dissipation; therefore, it is suitable for battery backup systems. features single 5.0 v supply: 5.0 v 10% access time: 55 ns/70 ns/85 ns (max) power dissipation: ? active: 25 mw (typ) (f = 1 mhz) ? standby: 1.0 m w (typ) completely static memory ? no clock or timing strobe required equal access and cycle times common data input and output ? three state output directly ttl compatible all inputs and outputs battery backup operation
HM62256B series 2 ordering information type no. access time package HM62256Blp-7 70 ns 600-mil 28-pin plastic dip (dp-28) HM62256Blp-7sl 70 ns HM62256Blsp-7 70 ns 300-mil 28-pin plastic dip (dp-28na) HM62256Blsp-7sl 70 ns HM62256Blfp-7t 70 ns 450-mil 28-pin plastic sop (fp-28da) HM62256Blfp-5slt HM62256Blfp-7slt 55 ns 70 ns HM62256Blfp-7ult 70 ns HM62256Blt-8 85 ns 8 mm 14 mm 32-pin tsop (tfp-32da) HM62256Blt-7sl 70 ns HM62256Bltm-8 85 ns 8 mm 13.4 mm 28-pin tsop (tfp-28da) HM62256Bltm-5sl HM62256Bltm-7sl 55 ns 70 ns HM62256Bltm-7ul 70 ns pin arrangement 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 a14 a12 a7 a6 a5 a4 a3 a2 a1 a0 i/o0 i/o1 i/o2 v ss v cc we a13 a8 a9 a11 oe a10 cs i/o7 i/o6 i/o5 i/o4 i/o3 HM62256Blp/blfp/blsp series (top view)
HM62256B series 3 pin arrangement (cont.) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 a10 cs nc i/o7 i/o6 i/o5 i/o4 i/o3 v ss i/o2 i/o1 i/o0 a0 nc a1 a2 oe a11 nc a9 a8 a13 we v cc a14 a12 a7 a6 a5 nc a4 a3 22 23 24 25 26 27 28 1 2 3 4 5 6 7 21 20 19 18 17 16 15 14 13 12 11 10 9 8 a10 cs i/o7 i/o6 i/o5 i/o4 i/o3 v ss i/o2 i/o1 i/o0 a0 a1 a2 oe a11 a9 a8 a13 we v cc a14 a12 a7 a6 a5 a4 a3 HM62256Blt series HM62256Bltm series (top view) (top view) pin description pin name function a0 to a14 address input i/o0 to i/o7 data input/output cs chip select we write enable oe output enable v cc power supply v ss ground nc no connection
HM62256B series 4 block diagram ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? a12 a5 a3 (msb) (lsb) a14 a13 a4 a8 a7 a6 i/o0 i/o7 cs we oe a2 a1 a0 a10 a11 (lsb) (msb) a9 v cc v ss row decoder memory matrix 512 512 column i/o column decoder input data control timing pulse generator read/write control
HM62256B series 5 operation table we cs oe mode v cc current i/o pin ref. cycle h standby i sb , i sb1 high-z h l h output disable i cc high-z h l l read i cc dout read cycle (1)to (3) l l h write i cc din write cycle (1) l l l write i cc din write cycle (2) note: : h or l absolute maximum ratings parameter symbol value unit power supply voltage relative to v ss v cc C0.5 to +7.0 v terminal voltage on any pin relative to v ss v t C0.5* 1 to v cc +0.3* 2 v power dissipation p t 1.0 w operating temperature range topr 0 to +70 c storage temperature range tstg C55 to +125 c storage temperature range under bias tbias C10 to +85 c notes: 1. v t min: C3.0 v for pulse half-width 50 ns 2. maximum voltage is 7.0 v dc operating conditions (ta = 0 to +70 c) parameter symbol min typ max unit notes supply voltage v cc 4.5 5.0 5.5 v v ss 000v input high voltage v ih 2.2 v cc + 0.3 v input low voltage v il C0.5* 1 0.8 v note: 1. v il min: C3.0 v for pulse half-width 50 ns
HM62256B series 6 dc characteristics (ta = 0 to +70 c, v cc = 5 v 10%, v ss = 0 v) parameter symbol min typ* 1 max unit test conditions input leakage current |i li | 1 m a vin = v ss to v cc output leakage current |i lo | 1 m a cs = v ih or oe = v ih or we = v il , v i/o = v ss to v cc operating current i cc 6 15 ma cs = v il , others = v ih /v il , i i/o = 0 ma average operating current HM62256B-5 i cc1 60 ma min cycle, duty = 100%,i i/o = 0 ma, cs = v il , others = v ih /v il HM62256B-7 i cc1 3360ma HM62256B-8 i cc1 2950ma i cc2 5 15 ma cycle time = 1 m s, i i/o = 0 ma, cs = v il , v ih = v cc , v il = 0 standby current i sb 0.3 2 ma cs = v ih i sb1 0.2 100 m a vin 3 0 v, cs 3 v cc C 0.2 v i sb1 0.2* 2 50* 2 m a i sb1 0.2* 3 10* 3 m a output low voltage v ol 0.4 v i ol = 2.1 ma output high voltage v oh 2.4 v i oh = C1.0 ma notes: 1. typical values are at v cc = 5.0 v, ta = +25 c and not guaranteed. 2. this characteristic is guaranteed only for l-sl version. 3. this characteristic is guaranteed only for l-ul version. capacitance (ta = 25 c, f = 1.0 mhz) parameter symbol min typ max unit test conditions input capacitance* 1 cin 8 pf vin = 0 v input/output capacitance* 1 c i/o 10 pf v i/o = 0 v note: 1. this parameter is sampled and not 100% tested.
HM62256B series 7 ac characteristics (ta = 0 to +70 c, v cc = 5.0 v 10%) test conditions input pulse levels: 0.8 v to 2.4 v input rise and fall time: 5 ns input and output timing reference levels: 1.5 v output load: 1 ttl gate + c l (50 pf) (HM62256B-5) 1 ttl gate + c l (100 pf) (HM62256B-7/8) (including scope & jig) read cycle HM62256B -5 -7 -8 parameter symbol min max min max min max unit notes read cycle time t rc 55 70 85 ns address access time t aa 55 70 85 ns chip select to access time t acs 55 70 85 ns output enable to output valid t oe 35 40 45 ns chip select to output in low-z t clz 5 10 10 ns 2 output enable to output in low-z t olz 555 ns2 chip deselect to output in high-z t chz 0 20 0 25 0 30 ns 1, 2 output disable to output in high-z t ohz 0 20 0 25 0 30 ns 1, 2 output hold from address change t oh 555 ns
HM62256B series 8 write cycle HM62256B -5 -7 -8 parameter symbol min max min max min max unit notes write cycle time t wc 55 70 85 ns chip selection to end of write t cw 40 60 75 ns 5 address setup time t as 000 ns6 address valid to end of write t aw 40 60 75 ns write pulse width t wp 35 50 55 ns 4, 13 write recovery time t wr 000 ns7 write to output in high-z t whz 0 20 0 25 0 30 ns 1, 2, 8 data to write time overlap t dw 25 30 35 ns data hold from write time t dh 000 ns output active from end of write t ow 555 ns2 output disable to output in high-z t ohz 0 20 0 25 0 30 ns 1, 2, 8 notes: 1. t chz , t ohz and t whz are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels. 2. this parameter is sampled and not 100% tested. 3. address must be valid prior to or simultaneously with cs going low. 4. a write occurs during the overlap of a low cs and a low we . a write begins at the latest transition of cs going low or we going low. a write ends at the earliest transition of cs going high or we going high. t wp is measured from the beginning of write to the end of write. 5. t cw is measured from cs going low to the end of write. 6. t as is measured from the address valid to the beginning of write. 7. t wr is measured from the earliest of cs or we going high to the end of write cycle. 8. during this period, i/o pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied. 9. if cs goes low simultaneously with we going low or after we going low, the outputs remain in the high impedance state. 10. dout is the same phase of the latest written data in this write cycle. 11. dout is the read data of next address. 12. if cs is low during this period, i/o pins are in the output state. therefore, the input signals of the opposite phase to the outputs must not be applied to them. 13. in the write cycle with oe low fixed, t wp must satisfy the following equation to avoid a problem of data bus contention. t wp 3 t dw min + t whz max
HM62256B series 9 timing waveform read timing waveform (1) ( we = v ih ) t aa t acs t rc t oe t olz t oh t ohz t chz valid data address cs oe dout high impedance valid address read timing waveform (2) ( we = v ih , cs = v il , oe = v il ) address t aa t rc t oh t oh valid data dout valid address
HM62256B series 10 read timing waveform (3) ( we = v ih , oe = v il )* 3 t acs dout valid data t chz cs t clz high impedance write timing waveform (1) ( oe clock) t wc t cw t wp t as t ohz t dw t dh t aw t wr *9 address oe cs we dout din valid data valid address high impedance high impedance
HM62256B series 11 write timing waveform (2) ( oe low fixed) address we dout din t wc t cw t wp t whz t dw t dh *9 t as cs t aw *10 *12 *11 t oh t ow t wr valid data valid address high impedance
HM62256B series 12 low v cc data retention characteristics (ta = 0 to 70 c) parameter symbol min typ * 1 max unit test conditions* 6 v cc for data retention v dr 2.0 5.5 v cs 3 v cc C 0.2 v, vin 3 0v data retention current i ccdr 0.05 30* 2 m av cc = 3.0 v, vin 3 0v cs 3 v cc C 0.2 v i ccdr 0.05 10* 3 m a i ccdr 0.05 3* 4 m a chip deselect to data retention time t cdr 0 ns see retention waveform operation recovery time t r t rc * 5 ms notes: 1. typical values are at v cc = 3.0 v, ta = +25 c and not guaranteed. 2. 10 m a max. at ta = 0 to +40 c. 3. this characteristic is guaranteed only for l-sl version, 3 m a max. at ta = 0 to +40 c. 4. this characteristic is guaranteed only for l-ul version, 0.6 m a max. at ta = 0 to +40 c. 5. t rc = read cycle time. 6. cs controls address buffer, we buffer, oe buffer, and din buffer. if cs controls data retention mode, vin levels (address, we , oe , i/o) can be in the high impedance state. low v cc data retention timing waveform v cc v dr cs data retention mode t r 4.5v 2.2v 0v cs 3 v cc - 0.2v t cdr
HM62256B series 13 package dimensions HM62256Blp series (dp-28) 0.51 min 2.54 min 0.25 + 0.11 ?0.05 2.54 0.25 0.48 0.10 0 ?15 15.24 1.2 35.6 36.5 max 13.4 14.6 max 1 14 15 28 5.70 max 1.9 max hitachi code jedec eiaj weight (reference value) dp-28 conforms 4.6 g unit: mm
HM62256B series 14 package dimensions (cont.) HM62256Blsp series (dp-28na) 2.54 min 5.08 max 2.54 0.25 0.48 0.10 0 ?15 0.25 + 0.11 ?0.05 36.00 37.32 max 1.30 7.10 7.40 max 1 28 15 14 7.62 0.51 min 2.20 max hitachi code jedec eiaj weight (reference value) dp-28na conforms 2.2 g unit: mm
HM62256B series 15 package dimensions (cont.) HM62256Blfp series (fp-28da) 0.17 0.05 3.00 max 8.40 18.00 18.75 max 1.12 max 28 15 1 14 11.80 0.30 0 ?8 1.00 0.20 1.70 0.20 0.15 m 0.40 0.08 hitachi code jedec eiaj weight (reference value) fp-28da conforms conforms 0.82 g 1.27 0.38 0.06 + 0.15 ?0.10 0.20 0.15 0.04 unit: mm dimension including the plating thickness base material dimension
HM62256B series 16 package dimensions (cont.) HM62256Blt series (tfp-32da) hitachi code jedec eiaj weight (reference value) tfp-32da conforms conforms 0.26 g 0.10 0.08 m 0.50 8.00 0.22 0.08 14.00 0.20 1.20 max 12.40 32 116 17 0.17 0.05 0.13 0.05 0 ?5 8.20 max 0.45 max 0.50 0.10 0.80 0.20 0.06 0.125 0.04 unit: mm dimension including the plating thickness base material dimension
HM62256B series 17 package dimensions (cont.) HM62256Bltm series (tfp-28da) 0.10 m 0.55 8.00 0.22 0.05 13.40 0.30 0.05 1.20 max 11.80 0 ?5 21 22 7 8 8.20 max 0.10 +0.10 ?.05 0.50 0.10 0.80 0.63 max hitachi code jedec eiaj weight (reference value) tfp-28da ? ? 0.22 g 1 28 0.20 0.04 0.125 0.04 0.145 0.05 unit: mm dimension including the plating thickness base material dimension
HM62256B series 18 when using this document, keep the following in mind: 1. this document may, wholly or partially, be subject to change without notice. 2. all rights are reserved: no one is permitted to reproduce or duplicate, in any form, the whole or part of this document without hitachis permission. 3. hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the users unit according to this document. 4. circuitry and other examples described herein are meant merely to indicate the characteristics and performance of hitachis semiconductor products. hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein. 5. no license is granted by implication or otherwise under any patents or other rights of any third party or hitachi, ltd. 6. medical applications: hitachis products are not authorized for use in medical applications without the written consent of the appropriate officer of hitachis sales company. such use includes, but is not limited to, use in life support systems. buyers of hitachis products are requested to notify the relevant hitachi sales offices when planning to use the products in medical applications. hitachi, ltd. semiconductor & ic div. nippon bldg., 2-6-2, ohte-machi, chiyoda-ku, tokyo 100, japan tel: tokyo (03) 3270-2111 fax: (03) 3270-5109 for further information write to: hitachi america, ltd. semiconductor & ic div. 2000 sierra point parkway brisbane, ca. 94005-1835 u s a tel: 415-589-8300 fax: 415-583-4207 hitachi europe gmbh continental europe dornacher stra? 3 d-85622 feldkirchen m?nchen tel: 089-9 91 80-0 fax: 089-9 29 30-00 hitachi europe ltd. electronic components div. northern europe headquarters whitebrook park lower cookham road maidenhead berkshire sl6 8ya united kingdom tel: 01628-585000 fax: 01628-585160 hitachi asia pte. ltd. 16 collyer quay #20-00 hitachi tower singapore 049318 tel: 535-2100 fax: 535-1533 hitachi asia (hong kong) ltd. unit 706, north tower, world finance centre, harbour city, canton road tsim sha tsui, kowloon hong kong tel: 27359218 fax: 27306071 copyright ?hitachi, ltd., 1997. all rights reserved. printed in japan.
HM62256B series 19 revision record rev. date contents of modification drawn by approved by 0.0 sep. 10, 1993 initial issue y. saito k. yoshizaki 1.0 mar. 23, 1994 dc characteristics i cc1 typ: /// ma to 33/29/26/24 ma y. saito k. yoshizaki 2.0 oct. 31, 1994 deletion of HM62256Blt-7/10sl/12sl addition of HM62256Bltm-8/7sl/8sl(tfp-28da) ac characteristics addition of note 12 low v cc data retention characteristics v dr max: to 5.5 v note 2: 20 m a max at ta = 0 to +40 c to 10 m a max at ta = 0 to +40 c deletion of description; (only for l-version) y. saito k. yoshizaki 3.0 jun. 19, 1995 change of format deletion of HM62256Blp-8/10/12/8sl/10sl/12sl deletion of HM62256Blsp-8/10/12/8sl/10sl/12sl deletion of HM62256Blfp-8t/10t/12t deletion of HM62256Blfp-8slt/10slt/12slt deletion of HM62256Blt-10/12/8sl deletion of HM62256Bltm-8sl addition of HM62256Blfp-4slt/5slt/7ult addition of HM62256Bltm-4slt/5slt/7ult features fast access time: 70/85/100/120 ns to 45/55/70/85 ns dc characteristics i cc1 typ: 33/29/26/24 ma to //33/29 ma max: 60/50/50/45 ma to 70/60/60/50 ma i sb1 typ: 0.3/0.3 m a to 0.2/0.2/0.2 m a max: 100/50 m a to 100/50/10 m a addition of note 3 ac characteristics change order of notes. test condition addition of HM62256B-4: 1ttl gate + c l (100pf) (including scope & jig) t rc min: 70/85/100/120 ns to 45/55/70/85 ns t aa max: 70/85/100/120 ns to 45/55/70/85 ns t acs max: 70/85/100/120 ns to 45/55/70/85 ns t oe max: 40/45/50/60 ns to 30/35/40/45 ns t clz min: 10/10/10/10 ns to 5/5/10/10 ns t ohz max: 25/30/35/40 ns to 20/20/25/30 ns t oh min: 5/5/10/10 ns 5/5/5/5 ns t wc min: 70/85/100/120 ns to 45/55/70/85 ns t cw min: 60/75/80/85 ns to 35/40/60/75 ns t aw min: 60/75/80/85 ns to 35/40/60/75 ns t wp min: 50/55/60/70 ns to 30/35/50/55 ns t whz max: 25/30/35/40 ns to 20/20/25/30 ns m. higuchi k. yoshizaki
HM62256B series 20 revision record (cont.) rev. date contents of modification drawn by approved by 3.0 jun. 19, 1995 ac characteristics t pw min: 30/35/40/50 ns to 20/25/30/35 ns t ohz max: 25/30/35/40 ns to 20/20/25/30 ns low v cc data retention characteristics addition of note 4. t ccdr typ: 0.2/0.2 m a to 0.05/0.05/0.05 m a max: 30/10 m a to 30/10/3 m a m. higuchi k. yoshizaki 4.0 nov. 29, 1995 ordering information (HM62256Blfp-4 series) addition of note (under development) ac characteristics test conditions hm62256-5/7/8:1ttl gate + c l (100pf) to hm62256-5:1ttl gate + c l (50pf) and hm62256-7/8:1ttl gate + c l (100pf) m. higuchi k. yoshizaki 5.0 jul. 9, 1997 change of format deletion of HM62256B-4 series m. higuchi k. imato 6.0 nov. 13,1997 operation table correct error dc operating conditions correct error dc characteristics correct error

▲Up To Search▲

Price & Availability of HM62256B

	To Download HM62256B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .